Home Hardware AMD's new patent is an awkward copy of Intel's Lakefield architecture

AMD’s new patent is an awkward copy of Intel’s Lakefield architecture

Through the wanting glass: A brand new patent filed by AMD suggests they’re contemplating following Intel and Arm down the hybrid computing path. But amusingly, the reasonably generic patent describes a really acquainted product…

Hybrid computing is when one processing system makes use of two (or extra) completely different architectures optimized for various functions. In this case, AMD wants to create a extra power-efficient laptop computer CPU/APU with out sacrificing options. To achieve this they’re utilizing a “high-feature processor” that does all the pieces rapidly and a “low-feature processor” that does a small variety of issues very effectively, all inside a single CPU/APU.

The patent engages principally with the fundamentals of hybrid computing: “when the high-feature processor is being underutilized, the heterogeneous processor system transitions to a lower-power mode by switching execution of a thread to the low-feature processor. This switch of execution includes migrating data…” and subsequently, “… when the low-feature processor is being overutilized, the heterogeneous processor system transitions to a higher-power mode by switching execution of a thread […].”

Intel’s Lakefield structure does roughly the identical factor. It employs 4 10nm Tremont cores because the low-feature processor and one 22nm Sunny Cover processor because the high-feature processor. Arm’s octa-core processors utilized in smartphones dedicate 4 cores to high-performance duties whereas the opposite 4 handle background apps and connectivity and such.

One novel space of AMD’s patent is its dialogue of various implementations. Two alternate configurations are prompt by the patent. In the primary, bodily storage widespread to each processors is used for communication between the 2. In the second, there’s a digital hyperlink created within the cache. Here’s a pattern course of by which the low-feature processor (the primary processor) sends an instruction to the high-feature processor (the second processor) utilizing the primary configuration:

First processor executes a thread in low-power mode → first processor detects thread try and make the most of unsupported function → first processor stops execution of the thread → first processor signifies swap to second processor and saves thread state → second processor restores thread state from shared reminiscence location and begins execution

A situation like this would possibly happen when the person makes the processor decode a video stream after arriving on the Twitch homepage, for instance. Note that the high-feature processor was (or might have been) already lively on this situation; mulling round ready to take care of the complicated duties despatched by the low-feature processor.

Patents don’t point out an organization’s willingness to enter a market, and a reasonably ethereal patent like this actually doesn’t affirm any attributes of future merchandise. On the entire although, it’s very attention-grabbing to see AMD pursuing the cellular market with growing fervor and taking the combat to Intel in yet one more sector.

Most Popular

Recent Comments